Intellectual Property & Services For Reliable SiPs

    Site Map |  
 
Technology | Market Solutions | Products
 
 
64Mb SDRAM
64Mb DDR SDRAM
  128Mb  SDRAM
  128Mb  DDR SDRAM
256Mb DDR SDRAM
Please contact us to request datasheet.
IT128M32SD2
  • Double data rate quad-bank LP-DDR synchronous DRAM
  • All address and command signals registered on positive edge of system clock
  • Standard DDR SDRAM interface using RAS, CAS, WE and CS
  • Burst length: 2, 4, 8 and full page
  • Sequential burst only
  • CAS latency: 2 or 3
  • DMs for WRITE mask
  • 64ms auto- refresh period
  • 2048-cycle refresh (x32)
  • 4096-cycle refresh, (x16)
  • 1.8V DRAM voltage
  • 1.8V or 2.5V I/O voltage
  • Partial Array Self Refresh
  • Automatic Temperature Compensated Self Refresh
  • Deep power down
  • Programmable Drive Strength
1.8V 166 Mhz 333 Mbit/sec 300 uA
1.8V 133 MHz 266 Mbit/sec 300 uA
Configuration 4096-R x 256-C x 32-bit x
4-banks
4096-R x 512-C x 16-bit x
4-banks
Refresh Count 4096 4096
Row Address A[0:11] A[0:11]
Bank Address BA0,BA1 BA0,BA1
Column Address A[0:7] A[0:8]

This product is currently under development.  

© 2005. Inapac Technology, Inc.  
Webmaster | Disclaimer | Privacy Policy